Radio-frequency reflectometry in silicon single-electron transistors (SETs) is presented. At low temperatures (<4 K), in addition to the expected Coulomb blockade features associated with charging of the SET dot, quasi-periodic oscillations are observed that persist in the fully depleted regime where the SET dot is completely empty. A model, confirmed by simulations, indicates that these oscillations originate from charging of an unintended floating gate located in the heavily doped polycrystalline silicon gate stack. The technique used in this experiment can be applied for detailed spectroscopy of various charge defects in nanoscale SETs and field effect transistors.
single-electron transistors (SETs) are the most sensitive charge detector available 1 . Using a SET in a tank circuit resonating at radio frequencies (RF-SET) 2 , it is possible to reduce system noise by moving away from the 1/f background noise and thus achieve a sensitivity approaching 10
−6 e/ √ Hz [3] . In addition, the aggressive downscaling of silicon technology makes it possible to fabricate Si SETs [4] [5] [6] and Si RF-SETs 7 thus achieving the goal of mass production of SETs operating at elevated temperatures 8 . Perhaps the most serious stumbling block on the way to large scale SET integration is the problem of random background charge that unpredictably shifts the thresholds of individual devices. At the same time the SET's innate ability to react to nearby defects and imperfections can be leveraged to develop it into a powerful tool for studies of charged defects, traps and other localized states near the SET. Experimental results reported to date have probed the impact of fluctuators on the low frequency (LF) conduction [9] [10] [11] [12] or noise 13 through the SET. In this letter we report on measurements of charged defects in silicon-on-insulator (SOI) SETs using RF reflectometry.
In this work we use a homodyne-detector based RF reflectometry setup (Fig. 1a ) similar to that described in Ref. 14. The sample is embedded in a resonant circuit consisting of a L=150 nH inductor and a parasitic capacitance C p =0.29 pF. The sample and resonant circuit are mounted on the mixing chamber of a dilution refrigerator, while the bias tee, directional coupler and cold preamplifier are immersed in the helium bath. A change in the device impedance Z produces a change in the reflection coefficient, Γ = |(Z − Z 0 )/(Z + Z 0 )|, where Z 0 =50 Ω is the characteristic impedance of the transmission line. The RF test signal, with magnitude 40 µV at f=760 MHz, was applied to the tank circuit. To increase the sensitivity of the setup and to suppress a monotonic component of Γ(V g ), the derivative dΓ/dV g was measured. A 20 µV modulation signal, at a frequency of f mod =94 kHz, was applied to the gate in addition to the ramp voltage V g . The reflected signal was amplified, downconverted using a mixer and finally demodulated using a lock-in to produce dΓ/dV g , as in Ref. 15 ; hereafter we refer to this as the RF measurement. For comparison the derivative of the differential conductance G = dI d /dV d was measured with respect to V g (i.e. dG/dV g ). For this case a 20 µV gate modulation was used at a frequency of f mod =8 Hz. The signal, proportional to G at a carrier frequency of f =278 Hz, was downconverted by a first lock-in and then demodulated by a second lock-in to produce dG/dV g ; we refer to this as the LF measurement.
The devices studied in this article were thin SOI nanowire transistors fabricated on 200 mm wafers in an industrial foundry with a similar design to those in Ref. 6 , but with either heavily doped polycrystalline silicon (poly-Si) or silicided (NiSi) gates. Figs. 1b and 1c show a top view and transmission electron micrographs In the blockaded (and thus non-conducting) region the results are distinctly different. While no signal can be seen within the Coulomb diamonds of Fig. 2a recorded at LF, in Fig. 2b recorded at RF a large number of quasi-periodic lines are clearly visible. The typical spacing between the lines is close to 2 mV for all the poly-Si gated samples investigated. Change of the resonant frequency did not affect the observation of lines and they disappear due to thermal smearing above 3.5 K. The amplitude of the observed oscillations in dΓ/dV g is usually two to three orders of mag- nitude smaller than the features related to the Coulomb diamonds. The consistency of the quasi-period is emphasized in Fig. 2c where a large region of V g is shown.
Note that in this regime the SET is fully depleted and no DC transport occurs. Therefore, the presence of lines in this region of the V g -V d map suggests that their origin is extrinsic to the SET itself. The slope dV d /dV g is very close to 2 for all of the devices tested with poly-Si gates. This slope is initially surprising as a slope higher than 1 violates the basic model of a charge trap tunnel coupled to the SET island or/and source or drain electrodes. Devices with the same electrode geometry but with a silicided gate were also tested. For silicide the room temperature series resistance of the gate electrode is 2 orders of magnitude lower than that of poly-Si gates; no such lines of slope 2 were observed in these devices. We have concluded that the observed quasi-periodic oscillations are related to charging effects in the polySi gate. Indeed, twins and grain boundaries, such as those observed in TEM images (Fig. 1c) , which traverse the whole poly-Si film in the region where the gate overlaps the wire can form a "weak link". At low temperatures they act as tunnel barriers, resulting in a portion of the gate being isolated from the gate electrode. Thus, the part of the gate overlapping the channel becomes an unintended "floating gate" (FG) . If the total capacitance of the FG is small enough so that C F G Σ < e 2 /k b T , the charging of the FG is governed by Coulomb blockade. We model the single-electron charging in the system consisting of the SET and FG (the equivalent circuit is shown in Fig. 3a ) by voltages applied to the terminals of the SET (V g and V d ) using the master equation technique 16 (further details can be found elsewhere 10 ). The values of C d = C s = 8 aF and C F G−SET = 23 aF provide close agreement with the observed period of Coulomb blockade oscillations (∆V g =6.7 mV), and typical charging energy (4 meV) of the SET (Fig. 2a) . The value of C F G−g = 200 aF was chosen to match the charging energy of the floating gate. From geometric considerations we conclude that the FG is equally coupled to the source and the drain of the SET; the values of C F G−s = C F G−d = 30 aF were then chosen to provide a similar period to the line spacing in Figs. 2b and 2c . In Figs. 3b and 3c a small region of dG/dV g is shown which has been simulated with and without the single-electron charging of the floating gate, respectively, for an estimated electron temperature of 300 mK. The magnitude of the FG charging effect is very small compared with features related to SET charging (Coulomb diamonds), in agreement with the LF measurement shown in Fig. 2a where it is barely visible. However, if the bias across the FG junction lifts the Coulomb blockade, the associated charge transfer results in an increase of the damping of the tank circuit. Therefore the magnitude of the reflected signal changes, resulting in a small but measurable signal as was recently demonstrated by Persson et al. for the detection of a single-electron box charging 17 . Like in the case discussed in Ref. 17 the Sisyphus resistance may enhance the observed effect making it possible to detect. We then calculated the population of the FG for changing V d and V g , this time for a fully depleted SET (i.e. for the case when the SET island has no extra electrons on it and its population does not change). The change in Γ is expected to be sensitive to dn/dV g . Therefore the second derivative, d
2 n/dV 2 g , was compared to the measured dΓ/dV g . The simulated oscillation pattern plotted in Fig. 3d closely resembles the measured oscillations shown in Fig. 2b and 2c . To understand the reason for the observed value of the slope dV d /dV g ≈2 for all samples measured we need to look at how the FG charges under the influence of V g and V d . Single electron transfers between the FG and the conducting part of the gate are induced by changing potentials at the gate and drain. The period of the single-electron charging in the FG is defined by the total non-leaky capacitor network between FG and source and FG and drain, i.e C In summary, we report the detection by RF reflectometry of single electron charging in a FG located within the poly-Si gate of a SET. The effect of the FG charging can be avoided by using a silicided gate stack. This is consistent with the industry practice of using silicided or metallic gates instead of poly-Si in RF transistors that operate at room temperature. The RF reflectometry technique may be useful for defect characterization in nanoscale transistors and for characterizing charge-related effects in microelectronics such as advanced gate stacks using high dielectric materials which suffer from granularity and offset charges that can result in large device variability 18 .
